Part Number Hot Search : 
L2120172 MX29LV BUW13 NX33SA 7950K12 HVRW2 101M35V8 786153
Product Description
Full Text Search
 

To Download M54975 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  bi-cmos 8-bit serial-input latched driver m 549 75 p/f p mitsubishi des cri pt i o n the M54975 is a semiconductor integrated circuit fabricated using bi-cmos technology. i t contains a serial input t o serial/parallel output 8-bit cmos shift register and cmos latch as well as bipolar 8-bit parallel-output driver. f e at ures l serial input to serial/parallel output l cascade connections possible through serial output l latch circuit included for each stage l enable input for output control l low supply current .................................. i cc 3 10 m a at standby l serial input/output level is compatible with standard cmos l driver : withstand voltage ...................................... bv ceo 3 30v large drive current ................................ (i o(max) =300ma) l wide operating temperature range ..................... t a =-20 ?+75 c app l i cat i o n thermal printer head dot driver, serial-to parallel conversion, relay and s olenoid driver f unct i o n the M54975 consists of an 8-bit d-type flip-flop, the output o f which is connected to 8 latches. when data is applied to the serial data input (s-in) and a clock pulse is applied to clock input (t), an ?? to ?? change of the clock will cause the data input signals to enter the internal shift registers and the data in the shift registers will be shifted in order. using a number of M54975 units for bit expansion in series will entail connecting serial output (s-out) to s-in of the next-stage M54975. in parallel output, when the latch input is set to ?? and the output- control input (enable input en) is ?? a clock pulse changing from ?? to ?? will cause the serial data input signal to appear at output o1, and the data will be shifted in order at outputs o2 ? o8. the parallel output will yield a signal that is inverted with respect to the serial data input. setting the latch input to ?? will prevent data from entering t h e latch. when the en input is set to ?? all outputs (o1 ?o8) will be set to off. since the internal logic state of the ic is uncertain at power- on time, set the en input to ??(and outputs o1 ? o8 will set t o b l oc k d ia gr a m pi n c o n f i g urat i o n ( t o p v i e w) outline 16 13 14 15 1 4 3 2 12 5 11 6 10 7 9 8 ? ? ? ? ? ? ? ? ? ? ? ? t s-in l-gnd v cc s-out latch en p-gnd o1 o2 o3 o4 o5 o6 o7 o8 clock serial input logic gnd serial output latch input enable input driver gnd parallel outputs 16p4(p) 16p2n-a(fp) m5 4975p q l d q t d o1 parallel outputs 16 q l d q t d o2 q l d q t d o3 q l d q t d o4 q l d q t d o5 q l d q t d o6 q l d q t d o7 q l d q t d o8 15 14 13 12 11 10 9 4 6 3 1 7 5 8 power supply en enable input latch latch input s-in serial input t clock 2 serial output s-out driver gnd p-gnd l-gnd logic gnd v cc
bi-cmos 8-bit serial-input latched driver m 549 75 p/f p mitsubishi off) until the input data is set and the internal logic state has been determined. l-gnd is the ground of the cmos logic circuit section and p-gnd is the ground for the output driver section (o1 o8), which i s made up of bipolar transistors that are capable of driving large currents. t i m i ng chart i nput / o ut p ut ci rc ui t di ag ram 1 2 3 4 inputs with pullup resistor (en, latch) inputs with pulldown resistor (t, s-in) parallel outputs (o1 ? o8) serial output (s-out) s-in * the state of the shaded part is unstable. t latch en s-out o1 o2 o3 o4 o5 o6 o7 o8 r in v cc l-gnd v cc l-gnd r in v cc l-gnd p-gnd l-gnd 1.5k w
bi-cmos 8-bit serial-input latched driver m 549 75 p/f p mitsubishi symbol ratings unit parameter conditions abs o l ut e m axi m um rat i ng s (t a =-20 to 75 c) v cc v i v o i o p d t opr t stg supply voltage input voltage output voltage output current power dissipation operating temperature storage temperature s-out o1 ? o8 : off t a =25 c -0.5 ? +8 -0.5 ? v cc +0.5 -0.5 ? v cc +0.5 -0.5 ? +30 350 1.25 -20 ? 75 -55 ? 125 v v v ma w c c limits min. typ. max. symbol conditions unit parameter rec o m m e nde d o perat i n g d o ndi t i o n v cc v o i o supply voltage applied o utput voltage output current (per circuit) o1 ? o8 : off M54975p 45 6 30 300 v v ma limits min. typ. max. symbol test conditions unit parameter el ect r i cal charact eri s t i cs (t a =25 c, v cc =5v, unless otherwise noted) v ih v il v oh v ol i oh i ol v ol1 i olk i cc 1 i cc 2 high-level input voltage low-level input voltage input resistance high-level output voltage low-level output voltage high-level output current low-level output current supply current output leak current t a =-20 ?75 c v oh =4.5v i ol =100ma i ol =200ma v o =30v input: open, all driver outputs: off 0.7v cc 0 50 4.9 -100 400 v cc 0.3v cc 0.1 1.2 1.4 v v k w v v m a m a v limits min. typ. max. symbol test conditions unit parameter t i m i ng req u i r e m e n t s (t a =-20 to 75 c, unless otherwise noted) f (t) t w(t) t w(l) t su t h t d(t-l) t r(t) t f (t) clock frequency clock pulse width latch pulse width data setup time data hold time clock-latch time clock pulse rise time clock pulse fall time input duty: 40 ? 60% 200 200 100 100 400 2 500 500 mhz ns ns ns ns ns ns ns o1 ? o8 : on M54975p M54975fp 0.8 r in v ol3 v ol2 low-level output voltage |i o | 1 m a i ol =300ma v ol =0.4v one driver output is on. 1. 6 50 10 1.7 v v m a m a ma 10 0 M54975fp s-out s-out s-out s-out o1 o8 o1 o8
bi-cmos 8-bit serial-input latched driver m 549 75 p/f p mitsubishi t i m i ng chart limits min. typ. max. symbol test conditions unit parameter sw i t chi ng chara ct e r i s t i cs (t a =25 c, v cc =5v, unless otherwise noted) t plh t phl t plh t phl t plh t phl low-to-high-level output propagation time from input t to output s-out high-to-low-level output propagation time from input t to output s-out low-to-high-level output propagation time from input t to output o n high-to-low-level output propagation time from input t to output o n low-to-high-level output propagation time from input en to output o n high-to-low-level output propagation time from input en to output o n v ih =5v v il =0v r l (s-out )= r l (o n )=100 w (n=1?) c l =15pf 0.3 0.3 10 2 10 2 m s m s m s m s m s m s t est ci rcui t t i m i ng chart t su 2.5v t h t w (t) t r (t) s-in t latch 2.5v 2.5v 2.5v 90% 10 % t d (t-l) t w (l) 2.5v 2.5v t f (t) 90% 10 % serial input clock latch input v cc r l c l input pg 50 w m5 4975p /f p output the in put waveform: t r 20ns, t f 20ns the capacitance c l includes the wiring stray capacitance and probe input capacitance. 2.5v t plh 2.5v s-out t 2.5v t phl 2.5v 2.5v 2.5v 2.5v 2.5v 2.5v t plh 2.5v t plh t phl en o n serial output clock enable input output t phl
bi-cmos 8-bit serial-input latched driver m 549 75 p/f p mitsubishi t ypi cal charact eri s t i cs (v cc =5v, unless otherwise noted) driver output v ol vs. i ol duty cycle vs. allowable output current (M54975fp) thermal derating (absolute maximum rating) 0 0 0.5 1.0 1.5 25 50 75 100 0 20 40 60 80 100 duty cycle (%) 0 M54975p 0 0.5 1.5 low-level output voltage v ol (v) 0 300 400 200 100 t a = 25 c repetitive frequency > 10h z each figure in a circle shows the number of output circuits which operate simultaneously. current value : output current per circuit v cc = 5.5v M54975fp power dissipation p d (w) low-level output current i ol (ma) ambient temperature t a ( c) 20 40 60 80 100 120 140 160 180 200 duty cycle vs. allowable output current (M54975fp) 0 20 40 60 80 100 duty cycle (%) 0 t a = 75 c repetitive frequency > 10h z each figure in a circle shows the number of output circuits which operate simultaneously. current value : output current per circuit v cc = 5.5v 20 40 60 80 100 120 140 160 180 200 1.0 duty cycle vs. allowable output current (M54975p) 0 20 40 60 80 100 duty cycle (%) 0 t a = 25 c repetitive frequency > 10h z each figure in a circle shows the number of output circuits which operate simultaneously. current value : output current per circuit 300 40 0 output current io (ma) duty cycle vs. allowable output current (M54975p) 0 20 40 60 80 100 duty cycle (%) 0 t a = 75 c repetitive frequency > 10h z each figure in a circle shows the number of output circuits which operate simultaneously. current value : output current per circuit 100 20 0 300 40 0 100 20 0 t a = -20 c 1 2 3 4 5 6 7 8 t a = 25 c t a = 75 c 1 4 5 6 7 8 1 6 7 8 1 3 4 5 6 7 8 output current io (ma) output current io (ma) output current io (ma)


▲Up To Search▲   

 
Price & Availability of M54975

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X